Just Wait...

Blog

About the certification

This course is designed for aspirants looking for a stable career in VLSI Physical Design. It deals with the study of IC physical design flow and challenges in VLSI Back End Flow. Participants will learn from netlist to GDS2 by setting the Logical & Physical libraries, constraints & generate synthesized net list; learn importance of timing constraints, Technology files, understand and apply the concepts to do Floor planning, Placement for Standard cells & Macros, Clock Tree Synthesis & Optimization, Routing & Sign off to create optimized netlist.

Name


Email ID

Mobile

Program

Your query

captcha

Name


Email ID

Mobile

Program

Your query

captcha

Name


Email ID

Mobile

Program

Your query

captcha

Name


Email ID

Mobile

Program

Your query

captcha

Name


Email ID

Mobile

Program

Your query

captcha

Name


Email ID

Mobile

Program

Your query

captcha

Name


Email ID

Mobile

Program

Your query

captcha

Name


Email ID

Mobile

Program

Your query

captcha